
William Stallings Computer Organization and Architecture

Chapter 14 Control Unit Operation

Micro-Operations

- **#**A computer executes a program
- #Fetch/execute cycle
- **#Called micro-operations**
- #Each step does very little
- ****Atomic operation of CPU**

Constituent Elements of Program Execution



Fetch - 4 Registers

- **#** Memory Address Register (MAR)
 - Connected to address bus
- ****** Memory Buffer Register (MBR)
 - Connected to data bus
- #Program Counter (PC)
 - Holds address of next instruction to be fetched
- **#**Instruction Register (IR)
 - Holds last instruction fetched

Fetch Sequence

- **#** Address of next instruction is in PC
- # Address (MAR) is placed on address bus
- **X** Control unit issues READ command
- # Result (data from memory) appears on data bus
- # Data from data bus copied into MBR
- # PC incremented by 1 (in parallel with data fetch from memory)
- ₩ Data (instruction) moved from MBR to IR
- # MBR is now free for further data fetches

Fetch Sequence (symbolic)

```
# t1: MAR <- (PC)
# t2: MBR <- (memory)
     PC < - (PC) + 1
\mathfrak{H}
# t3: IR <- (MBR)
\Re (tx = time unit/clock cycle)
# or
# t1: MAR <- (PC)
# t2: MBR <- (memory)
# t3: PC <- (PC) +1
```

Rules for Clock Cycle Grouping

- **#**Conflicts must be avoided

 - MBR <- (memory) & IR <- (MBR) must not be in same cycle

Indirect Cycle

```
\#MAR <- (IR_{address}) - address field of IR 

<math>\#MBR <- (memory)

\#IR_{address} <- (MBR_{address})
```

- **#MBR** contains an address
- **XIR** is now in same state as if direct addressing had been used
- **\(\mathbb{H}\)** (What does this say about IR size?)

Interrupt Cycle

- **#**t1: MBR <-(PC)
- #t2: MAR <- save-address
- **#** PC <- routine-address
- **X**This is a minimum

 - N.B. saving context is done by interrupt handler routine, not micro-ops

Execute Cycle (ADD)

- **#** Different for each instruction
- **#**e.g. ADD R1,X add the contents of location X to Register 1, result in R1
- #t1: MAR <- (IR_{address})
- **#**t2: MBR <- (memory)
- #t3: R1 <- R1 + (MBR)
- **X** Note no overlap of micro-operations

Execute Cycle (ISZ)

#ISZ X - increment and skip if zero

```
\trianglet1: MAR <- (IR<sub>address</sub>)
```

$$\triangle$$
t2: MBR <- (memory)

$$\triangle$$
t3: MBR <- (MBR) + 1

X Notes:

Execute Cycle (BSA)

#BSA X - Branch and save address

- △Address of instruction following BSA is saved in X

$$\triangle$$
t1: MAR <- (IR_{address})

$$\triangle$$
 MBR <- (PC)

$$\triangle$$
t2: PC <- (IR_{address})

$$ightharpoonup$$
t3: PC <- (PC) + 1

Functional Requirements

- # Define basic elements of processor
- **X** Describe micro-operations processor performs
- **#** Determine functions control unit must perform

Basic Elements of Processor

- **XALU**
- *****Registers
- **X** Internal data pahs
- **#** External data paths
- **#**Control Unit

Types of Micro-operation

- #Transfer data between registers
- #Transfer data from register to external
- #Transfer data from external to register
- #Perform arithmetic or logical ops

Functions of Control Unit

#Sequencing

□ Causing the CPU to step through a series of microoperations

Execution

- □ Causing the performance of each micro-op
- **#**This is done using Control Signals

Control Signals (1)

#Clock

One micro-instruction (or set of parallel micro-instructions) per clock cycle

#Instruction register

- Op-code for current instruction
- Determines which micro-instructions are performed

Control Signals (2)

₩ Flags

- ☑ Results of previous operations

#From control bus

- **△**Interrupts
- Acknowledgements

Control Signals - output

#Within CPU

- △ Activate specific functions

₩ Via control bus

Example Control Signal Sequence - Fetch

$$\#MAR <- (PC)$$

○ Control unit activates signal to open gates between PC and MAR

★ MBR <- (memory) </p>

- Open gates between MAR and address bus
- Memory read control signal
- Open gates between data bus and MBR

Internal Organization

- **#**Usually a single internal bus
- **#**Gates control movement of data onto and off the bus
- **Control signals control data transfer to and from external systems bus
- ****Temporary registers needed for proper** operation of ALU

Hardwired Implementation (1)

- **#**Control unit inputs
- #Flags and control bus
 - □ Each bit means something
- **#**Instruction register
 - Op-code causes different control signals for each different instruction
 - □ Unique logic for each op-code
 - ☑ Decoder takes encoded input and produces single output
 - $\triangle n$ binary inputs and 2^n outputs

Hardwired Implementation (2)

#Clock

- □ Different control signals at different times within instruction cycle
- Need a counter with different control signals for t1, t2 etc.

Problems With Hard Wired Designs

- ****Complex sequencing & micro-operation logic**
- #Difficult to design and test
- **#** Inflexible design
- # Difficult to add new instructions

Required Reading

Stallings chapter 14