William Stallings
Computer Organization and Architecture

Chapter 9
Instruction Sets:
Characteristics
and Functions

## What is an instruction set?

$\mathscr{H}$ The complete collection of instructions that are understood by a CPU
\& Machine Code
HBinary
HUsually represented by assembly codes

## Elements of an Instruction

H Operation code (Op code)
囚Do this
\& Source Operand reference
囚To this
HResult Operand reference
®Put the answer here
\& Next Instruction Reference
$\triangle$ When you have done that, do this...

# Where have all the Operands gone? 

\& Long time passing....
H (If you don't understand, you're too young!)
\& Main memory (or virtual memory or cache)
\& CPU register
$\mathscr{H} / O$ device

## Instruction Representation

HIn machine code each instruction has a unique bit pattern
$\mathscr{H}$ For human consumption (well, programmers anyway) a symbolic representation is used凹e.g. ADD, SUB, LOAD
$\mathscr{H}$ Operands can also be represented in this way ©ADD A,B

## Instruction Types

## HData processing \&Data storage (main memory) <br> \& Data movement (I/O) <br> \&Program flow control

## Number of Addresses（a）

H3 addresses
囚Operand 1，Operand 2，Result
囚a＝b＋c；
©May be a forth－next instruction（usually implicit）
囚Not common
囚Needs very long words to hold everything

## Number of Addresses (b)

## $\mathscr{H} 2$ addresses

®One address doubles as operand and result
囚 $=\mathrm{a}+\mathrm{b}$
$\triangle$ Reduces length of instruction
$\triangle$ Requires some extra work
区Temporary storage to hold some results

## Number of Addresses (c)

## H 1 address

囚Implicit second address
®Usually a register (accumulator)
®Common on early machines

## Number of Addresses（d）

## $\mathscr{H 0}$（zero）addresses

囚All addresses implicit
©Uses a stack
囚e．g．push a
囚 push b
囚 add
® pop c

囚 $=a+b$

## How Many Addresses

\＆More addresses
囚More complex（powerful？）instructions
囚More registers
区Inter－register operations are quicker
囚Fewer instructions per program
H Fewer addresses
囚Less complex（powerful？）instructions
$\triangle$ More instructions per program
$\triangle$ Faster fetch／execution of instructions

## Design Decisions（1）

$\mathscr{H}$ Operation repertoire
囚How many ops？
囚What can they do？
囚How complex are they？
\＆Data types
\＆Instruction formats
囚Length of op code field
囚Number of addresses

## Design Decisions (2)

H Registers
®Number of CPU registers available
$\triangle$ Which operations can be performed on which registers?
\& Addressing modes (later...)
\& RISC v CISC

## Types of Operand

## \&Addresses

\&Numbers
囚Integer/floating point
\& Characters
囚ASCII etc.
\& Logical Data
QBits or flags
H (Aside: Is there any difference between numbers and characters?
Ask a C programmer!)

## Pentium Data Types

$\mathscr{H} 8$ bit Byte
\& 16 bit word
\& 32 bit double word
\% 64 bit quad word
$\mathscr{H}$ Addressing is by 8 bit unit
HA 32 bit double word is read at addresses divisible by 4

## Specific Data Types

H General - arbitrary binary contents
\& Integer - single binary value
\& Ordinal - unsigned integer
H Unpacked BCD - One digit per byte
\& Packed BCD - 2 BCD digits per byte
\& Near Pointer - 32 bit offset within segment
\& Bit field
H Byte String
\& Floating Point

## Pentium Floating Point Data Types

H See Stallings p324

## Types of Operation

HDData Transfer
\& Arithmetic
H Logical
HConversion
\&I/O
HSystem Control
\& Transfer of Control

## Data Transfer

H Specify
囚Source
®Destination
囚Amount of data
H May be different instructions for different movements
囚e．g．IBM 370
$\mathscr{H}$ Or one instruction and different addresses
囚e．g．VAX

## Arithmetic

HAdd，Subtract，Multiply，Divide H Signed Integer
$\mathscr{H}$ Floating point？
\＆May include
囚Increment（a＋＋）
囚Decrement（a－－）
囚Negate（－a）

## Logical

## H Bitwise operations HAND, OR, NOT

## Conversion

HE.g. Binary to Decimal

## Input/Output

HMay be specific instructions
$\mathscr{H}$ May be done using data movement instructions (memory mapped)
$\mathscr{H}$ May be done by a separate controller (DMA)

## Systems Control

H Privileged instructions
H CPU needs to be in specific state
囚Ring 0 on 80386+
囚Kernel mode
$\not \&$ For operating systems use

## Transfer of Control

## HBranch

®e.g. branch to x if result is zero
\& Skip
囚e.g. increment and skip if zero
©ISZ Register1
囚Branch xxxx
®ADD A
$\mathscr{H}$ Subroutine call
®c.f. interrupt call

## Foreground Reading

\& Pentium and PowerPC operation types
\& Stallings p338 et. Seq.

## Byte Order (A portion of chips?)

\& What order do we read numbers that occupy more than one byte
He.g. (numbers in hex to make it easy to read)
\& 12345678 can be stored in 4x8bit locations as follows
\&

## Byte Order (example)

| HAddress | Value (1) | Value(2) |
| :--- | :--- | :--- |
| H 184 | 12 | 78 |
| $\mathscr{H} 185$ | 34 | 56 |
| $\mathscr{H} 186$ | 56 | 34 |
| H 186 | 78 | 12 |

$\mathscr{H i}$ i.e. read top down or bottom up?

## Byte Order Names

$\mathscr{H}$ The problem is called Endian
$\mathscr{H}$ The system on the left has the least significant byte in the lowest address
$\mathscr{H}$ This is called big-endian
$\mathscr{H}$ The system on the right has the least significant byte in the highest address
$\mathscr{H}$ This is called little-endian

## Standard...What Standard?

HPentium (80x86), VAX are little-endian \&IBM 370, Moterola 680x0 (Mac), and most RISC are big-endian
HInternet is big-endian
$\triangle$ Makes writing Internet programs on PC more awkward!
$\triangle$ WinSock provides htoi and itoh (Host to Internet \& Internet to Host) functions to convert

